

Model 520 16K Static RAM

Description:

Model 520 16K RAM Board uses 4K x 8 EMM 4200 static RAM memories. These memories are ultra-low power, power-strobe chips. That is, they only draw appreciable amounts of power when they are being accessed. The Model 520 Memory Board requires power for both 12 Volt, 5 Volt, and -9 Volt supplies so that it cannot be used in 500-1 and Challenger IIP. The Model 520 Memory Board typically operates at a maximum of 1.5MHz with the 6502A or 6800 or approximately 3MHz with the Z-80.

Applications:

Main memory in medium to large scale computer systems (32 to 48K or more memory).

Specifications:

Available only as fully assembled, fully burned in memory board configured for 16K x 8 address strapable for any 16K partition within a 256K memory space. (18 address bits).

Electrical: Depend on access rate of the memory board but can be considered negligible in a stand-by condition.

Model 525 16K Dual Port RAM

Description:

The Model 525 16K Dual Port RAM Board utilizes 4K, 8K, or 16K of the popular 2114 static RAMs. The Model 525 can be configured for single or dual port operation. The second memory port allows memory transfers without processor paralyzing DMA.

Applications:

This board is a must in systems using the new 74 Megabyte disk, but, also has important applications in shared memory, multiprocessing, and high resolution video graphics where it is desirable to do memory transfers without interfering with processor performance.

Specifications:

Mechanical: 8" X 10" G-10 Double-Sided Plated Through Hole Board

Electrical: Power consumption is dependent upon the power type and speed type of the 2114 memories.

Other Features: Can be populated at 4K, 8K, or 16K with single or dual ports.

OHIO SCIENTIFIC

product name/number

520/CM-3/525

date

8/77

revision

A

page

53

status

Production

sheet 1 of 1

NOTES:
 1. BOARD IS NORMALLY CONFIGURED FOR SEM4200. FOR USE WITH NEC μ PD410 CUT FOIL TO PIN 12 AND PIN 17 AND JUMPER AS INDICATED. SET OVERLAY.
 2. $A0-A11$ CONNECTED TO BUFFERED ADDRESS LINES. SEE DIAGRAM 1.





DIAGRAM 2 - MEMORY IMPLEMENTATION







DIAGRAM 1



NOTE: THE BOARD IS
 NORMALLY SET FOR SEMI-ADD
 MEMORIES. FOR PD410
 CUT AND JUMPER AS
 SHOWN.



C=0.1µF BYPASS CAPS



CUT AND JUMPER THIS FOR PD410
 (5 PLACES)

ADDRESS JUMPERS
 (SET FOR 8000)