

560Z CPU Expander Board

Description:

The 560Z CPU Expander is a "computer lab on a board." The 560Z supports Z-80 (8080 up-grade) and IM-6100 (PDP-8 compatible) microprocessors plus three-way bus switches and run/single step circuitry. The 560Z runs under the command of a 6502-based Ohio Scientific 400, 500, or 510 System.

Applications:

The 560Z can run standard PDP-8 and 8080 programs on an Ohio Scientific computer. It also has tremendous value as an educational aid in teaching about microprocessors since the host 6502 can single step the other two processors and read the status of each of their signal lines! The 560Z is a powerful research tool for investigations in multiprocessing and other computer architecture. The 560Z has provisions for a third microprocessor so new microprocessors can be evaluated under a complete operating system soon after their introduction.

Note: The 560Z is not for beginners. It is recommended that the potential 560Z user become intimately familiar with the 6502 system before attempting to utilize the 560Z.

Specifications:

Mechanical: 8" X 10" G-10 Double-Sided Plated Through Hole Board. 48-Pin System Bus on One Edge, 48 Pin Sub-Bus on Other Edge.

Electrical: +5V at 600ma

Supports: Z-80 and/or 6100 Microprocessors Plus Provisions for a Third Processor.

Hardware Requirements: System Bus Side: 400, 500 or 510 CPU with 6502 Processor and at Least 4K X 8 RAM
Sub Bus Side: 4K X 8 RAM for Z-80 Only, 4K X 12 RAM for 6100 Only or 6100 and Z-80

Mounting: The 560Z's Sub-Bus can support a full 65K of memory and I/O, but, it only occupies 4,512 bytes of the 6502 memory space via a sliding "port-hole." A 560Z and one dedicated memory can be mounted in slot 1 of the Challenger. If additional memory is required, an additional case will be required.

OHIO SCIENTIFIC

product name/number

560Z

date
8/77

revision
B

page
56

status
Production

sheet 1 of 1





DIAGRAM 2 - DATA AND ADDRESS BUS






DIAGRAM 1 - ADDRESS DECODE AND ENABLE CIRCUITRY



PIA LOCATIONS:

PIA 0	IC-C
PIA 1	IC-S
PIA 2	IC-LL
PIA 3	IC-E



PIA SELECT CIRCUITRY IC-M (4)

DIAGRAM 3- PIA IMPLEMENTATION

	PIA0 IC-C	PIA1 IC-S	PIA2 IC-U	PIA3 IC-E
PA0	A0	A8	WR p.22	DA8
PA1	A1	A9	MREQ p.19	DA9
PA2	A2	A10	DATAF p.40	DA10
PA3	A3	A11	CSSEL p.38	DA11
PA4	A4	A12	MEMSEL p.37	DA12
PA5	A5	A13	IFETCH p.36	DA13
PA6	A6	A14	RESET p.7	DA14
PA7	A7	A15	SKP p.35	DA15
PB0	Z-80 RFSH p.10	D0	INTREQ	*PROCESSOR SELECT
PB1	Z-80 INT p.11	D1	T2	*PROCESSOR SELECT
PB2	Z-80 TORQ p.12	D2	T1	CLOCK MODE SELECT (RUN/STEP)
PB3	MM STROBE	D3	T0	6100 RUN/HALT
PB4	MM12	D4	LXMAR	STEP
PB5	MM13	D5	SWSEL	M1 p.27
PB6	MM14	D6	XTC	RESET p.26
PB7	MM15	D7	DEVSEL	BUSAK p.28

*See Selection Table, Diagram 6.





DIAGRAM G-CLOCK GENERATOR AND BUS CONTROL